RT-Thread/rt-thread
1
0
Fork 0
mirror of https://github.com/RT-Thread/rt-thread.git synced 2025-10-20 22:42:40 +08:00
Code Issues Packages Projects Releases Wiki Activity
10,776 Commits 15 Branches 42 Tags
802a2a03f35a4424ce6fb8ce8f9513211f1ec10c
Commit Graph

4 Commits

Author SHA1 Message Date
bigmagic
990f731b77 fix mips64 some bug 2020-04-07 14:39:12 +08:00
bigmagic
0f26ffa7a2 add ls2k bsp 2020-04-07 14:38:58 +08:00
Jiaxun Yang
7c66501861 [libcpu] Refine MIPS common code 
MIPS common code was highly duplicated, This commit
is a attempt to clean-up and refine these code.

The context and exception handle flow is mostly identical
with Linux, but a notable difference is that when FPU enabled,
we save FP registers in stackframe unconditionally.

Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
 2019-12-11 15:24:04 +08:00
tangyuxin
afc2256d01 [libcpu]Support x1000 CPU 2017-11-10 19:50:14 +08:00