olikraus/u8g2
1
0
Fork 0
mirror of https://github.com/olikraus/u8g2.git synced 2025-05-09 00:02:39 +08:00
Code Issues Packages Projects Releases Wiki Activity

readme

Browse Source
This commit is contained in:
olikraus 2025-01-08 19:11:21 +01:00
parent 8795849d3c
commit edfe5be1cd
2 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
sys/arm/stm32l031x4/u8g2_dma_spi_2mhz/u8x8cb.c
View File

@ -324,14 +324,14 @@ uint8_t u8x8_byte_stm32l0_dma_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, vo
uint16_t i;
switch(msg) {
case U8X8_MSG_BYTE_SEND:
/* data in arg_ptr will be overwritten, once we leave this function, so create a copy of it (note: memcpy seems to be slower) */
for( i = 0; i < arg_int; i++ )
dma_buffer[i] = ((uint8_t *)arg_ptr)[i];
/* wait for completion of any previous transfer */
while ( (SPI1->SR & SPI_SR_BSY) || (DMA1_Channel3->CNDTR != 0) ) // wait for transfer completion
;
/* data in arg_ptr will be overwritten, once we leave this function, so create a copy of it (note: memcpy seems to be slower) */
for( i = 0; i < arg_int; i++ )
dma_buffer[i] = ((uint8_t *)arg_ptr)[i];
/* setup and start DMA SPI transfer */
DMA1_Channel3->CCR = 0; // disable + reset channel 3
/* defaults:

8
sys/arm/stm32l031x4/u8g2_dma_spi_32mhz/u8x8cb.c
View File

@ -333,14 +333,14 @@ uint8_t u8x8_byte_stm32l0_dma_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, vo
uint16_t i;
switch(msg) {
case U8X8_MSG_BYTE_SEND:
/* data in arg_ptr will be overwritten, once we leave this function, so create a copy of it (note: memcpy seems to be slower) */
for( i = 0; i < arg_int; i++ )
dma_buffer[i] = ((uint8_t *)arg_ptr)[i];
/* wait for completion of any previous transfer */
while ( (SPI1->SR & SPI_SR_BSY) || (DMA1_Channel3->CNDTR != 0) ) // wait for transfer completion
;
/* data in arg_ptr will be overwritten, once we leave this function, so create a copy of it (note: memcpy seems to be slower) */
for( i = 0; i < arg_int; i++ )
dma_buffer[i] = ((uint8_t *)arg_ptr)[i];
/* setup and start DMA SPI transfer */
DMA1_Channel3->CCR = 0; // disable + reset channel 3
/* defaults: