riscv-software-src/riscv-isa-sim
1
0
Fork 0
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git synced 2025-10-14 02:07:30 +08:00
Code Issues Packages Projects Releases Wiki Activity

Add Zfa to README.md

Browse Source 
Signed-off-by: Aike Gilabert Gámez <aikegilabert@gmail.com>
This commit is contained in:
Aike Gilabert Gámez
2025-07-08 22:22:25 +02:00
committed by GitHub
parent 965547260a
commit b9e1d219c8
1 changed files with 1 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
README.md
View File

@@ -30,6 +30,7 @@ Spike supports the following RISC-V ISA features:
- Zbc extension, v1.0 - Zbc extension, v1.0
- Zbs extension, v1.0 - Zbs extension, v1.0
- Zfh and Zfhmin half-precision floating-point extensions, v1.0 - Zfh and Zfhmin half-precision floating-point extensions, v1.0
- Zfa extension, v1.0
- Zfinx extension, v1.0 - Zfinx extension, v1.0
- Zmmul integer multiplication extension, v1.0 - Zmmul integer multiplication extension, v1.0
- Zicbom, Zicbop, Zicboz cache-block maintenance extensions, v1.0 - Zicbom, Zicbop, Zicboz cache-block maintenance extensions, v1.0