riscv-software-src/riscv-isa-sim
1
0
Fork 0
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git synced 2025-10-14 10:38:57 +08:00
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #1427 from YenHaoChen/pr-textra-sbytemask

Browse Source 
triggers: fix textra.sbytemask
This commit is contained in:
Andrew Waterman
2023-07-26 12:56:21 -07:00
committed by GitHub
parent c59e80e980 63379810b4
commit ec3c9357ec
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
riscv/triggers.cc
View File

@@ -84,7 +84,7 @@ bool trigger_t::textra_match(processor_t * const proc) const noexcept
assert(CSR_TEXTRA32_SBYTEMASK_LENGTH < CSR_TEXTRA64_SBYTEMASK_LENGTH);
for (int i = 0; i < CSR_TEXTRA64_SBYTEMASK_LENGTH; i++)
if (sbytemask & (1 << i))
mask &= 0xff << (i * 8);
mask &= ~(reg_t(0xff) << (i * 8));
if ((state->scontext->read() & mask) != (svalue & mask))
return false;
} else if (sselect == SSELECT_ASID) {