mirror of
https://github.com/riscv-software-src/riscv-isa-sim.git
synced 2025-10-14 10:38:57 +08:00
26 lines
792 B
C
26 lines
792 B
C
// See LICENSE for license details.
|
|
#ifndef _RISCV_PLATFORM_H
|
|
#define _RISCV_PLATFORM_H
|
|
|
|
#define DEFAULT_KERNEL_BOOTARGS "console=ttyS0 earlycon"
|
|
#define DEFAULT_RSTVEC 0x00001000
|
|
#define DEFAULT_ISA "rv64imafdc_zicntr_zihpm"
|
|
#define DEFAULT_PRIV "MSU"
|
|
#define CLINT_BASE 0x02000000
|
|
#define CLINT_SIZE 0x000c0000
|
|
#define PLIC_BASE 0x0c000000
|
|
#define PLIC_SIZE 0x01000000
|
|
#define PLIC_NDEV 31
|
|
#define PLIC_PRIO_BITS 4
|
|
#define NS16550_BASE 0x10000000
|
|
#define NS16550_SIZE 0x100
|
|
#define NS16550_REG_SHIFT 0
|
|
#define NS16550_REG_IO_WIDTH 1
|
|
#define NS16550_INTERRUPT_ID 1
|
|
#define EXT_IO_BASE 0x40000000
|
|
#define DRAM_BASE 0x80000000
|
|
#define DEBUG_START 0x0
|
|
#define DEBUG_SIZE 0x1000
|
|
|
|
#endif
|