mirror of
https://github.com/riscv/riscv-opcodes.git
synced 2025-10-14 02:58:32 +08:00
7 lines
297 B
Plaintext
7 lines
297 B
Plaintext
# RV64M additions to RV32M
|
|
mulw rd rs1 rs2 31..25=1 14..12=0 6..2=0x0E 1..0=3
|
|
divw rd rs1 rs2 31..25=1 14..12=4 6..2=0x0E 1..0=3
|
|
divuw rd rs1 rs2 31..25=1 14..12=5 6..2=0x0E 1..0=3
|
|
remw rd rs1 rs2 31..25=1 14..12=6 6..2=0x0E 1..0=3
|
|
remuw rd rs1 rs2 31..25=1 14..12=7 6..2=0x0E 1..0=3
|