mirror of
https://git.rtems.org/rtems-docs/
synced 2025-05-15 11:56:39 +08:00
user: Update ZynqMP QEMU BSP name
The ZynqMP QEMU BSPs have had _qemu added to their names to better identify them as QEMU BSPs similar to other BSPs which are meant to run exclusively on QEMU and not hardware.
This commit is contained in:
parent
fcac22e5b7
commit
084a564ba8
@ -2,15 +2,16 @@
|
|||||||
|
|
||||||
.. Copyright (C) 2020 On-Line Applications Research Corporation (OAR)
|
.. Copyright (C) 2020 On-Line Applications Research Corporation (OAR)
|
||||||
|
|
||||||
.. _BSP_aarch64_qemu_xilinx_zynqmp_ilp32:
|
.. _BSP_aarch64_qemu_xilinx_zynqmp_ilp32_qemu:
|
||||||
.. _BSP_aarch64_qemu_xilinx_zynqmp_lp64:
|
.. _BSP_aarch64_qemu_xilinx_zynqmp_lp64_qemu:
|
||||||
|
|
||||||
Qemu Xilinx ZynqMP
|
Qemu Xilinx ZynqMP
|
||||||
==================
|
==================
|
||||||
|
|
||||||
This BSP supports two variants, `xilinx-zynqmp-ilp32` and `xilinx-zynqmp-lp64`.
|
This BSP supports two variants, `xilinx-zynqmp-ilp32-qemu` and
|
||||||
The basic hardware initialization is performed by the BSP. These BSPs support
|
`xilinx-zynqmp-lp64-qemu`. The basic hardware initialization is performed by the
|
||||||
the GICv2 interrupt controller present in all ZynqMP systems.
|
BSP. These BSPs support the GICv2 interrupt controller present in all ZynqMP
|
||||||
|
systems.
|
||||||
|
|
||||||
Boot via ELF
|
Boot via ELF
|
||||||
------------
|
------------
|
||||||
|
Loading…
x
Reference in New Issue
Block a user