mirror of
https://git.rtems.org/rtems-docs/
synced 2025-07-02 13:59:17 +08:00
loader.rst: Add documentation for AArch64 support
This commit is contained in:
parent
10e8dcc0e6
commit
1c17ec45f8
@ -837,6 +837,7 @@ Architectures
|
|||||||
|
|
||||||
The following architectures are supported:
|
The following architectures are supported:
|
||||||
|
|
||||||
|
- AArch64
|
||||||
- ARM
|
- ARM
|
||||||
- Blackfin
|
- Blackfin
|
||||||
- H8300
|
- H8300
|
||||||
@ -849,10 +850,19 @@ The following architectures are supported:
|
|||||||
- SPARC
|
- SPARC
|
||||||
- V850
|
- V850
|
||||||
|
|
||||||
|
AArch64
|
||||||
|
^^^^^^^
|
||||||
|
|
||||||
|
The AArch64 relocation backend supports veneers which is trampolines.
|
||||||
|
|
||||||
|
The veneer implementation is two instructions and a 64bit target address
|
||||||
|
making the overhead 16 bytes for each veneer. The performance overhead is two
|
||||||
|
instructions.
|
||||||
|
|
||||||
ARM
|
ARM
|
||||||
^^^
|
^^^
|
||||||
|
|
||||||
The ARM relocation backend supports veneers which is trampolines.
|
The ARM relocation backend supports veneers.
|
||||||
|
|
||||||
The veneer implementation is a single instruction and a 32bit target address
|
The veneer implementation is a single instruction and a 32bit target address
|
||||||
making the overhead 8 bytes for each veneer. The performance overhead is a
|
making the overhead 8 bytes for each veneer. The performance overhead is a
|
||||||
|
Loading…
x
Reference in New Issue
Block a user