mirror of
https://git.rtems.org/rtems-docs/
synced 2025-07-23 10:40:53 +08:00
cpu-supplement: Document PowerPC SPRG0-2 usage
This commit is contained in:
parent
9330bfbaa7
commit
6297ad31d0
@ -270,6 +270,17 @@ Special Registers
|
|||||||
The PowerPC architecture includes a number of special registers which are
|
The PowerPC architecture includes a number of special registers which are
|
||||||
critical to the programming model:
|
critical to the programming model:
|
||||||
|
|
||||||
|
*Special-Purpose Register General 0 (SPRG0)*
|
||||||
|
On SMP configurations, this register contains the address of the per-CPU
|
||||||
|
control of the processor.
|
||||||
|
|
||||||
|
*Special-Purpose Register General 1 (SPRG1)*
|
||||||
|
This register contains the interrupt stack pointer for the outer-most
|
||||||
|
interrupt service routine.
|
||||||
|
|
||||||
|
*Special-Purpose Register General 2 (SPRG2)*
|
||||||
|
This register contains the address of interrupt stack area begin.
|
||||||
|
|
||||||
*Machine State Register*
|
*Machine State Register*
|
||||||
The MSR contains the processor mode, power management mode, endian mode,
|
The MSR contains the processor mode, power management mode, endian mode,
|
||||||
exception information, privilege level, floating point available and
|
exception information, privilege level, floating point available and
|
||||||
|
Loading…
x
Reference in New Issue
Block a user