mirror of
https://git.rtems.org/rtems-docs/
synced 2025-10-17 21:25:20 +08:00
glossary: Add terms
This commit is contained in:
@@ -168,7 +168,7 @@ in such a way that tests can be generated using the SPIN model checker
|
||||
Promela is quite a low-level modelling language that makes it easy to get close
|
||||
to code level, and is specifically targeted to modelling software. It is one of
|
||||
the most widely used model-checkers, both in industry and education. It uses
|
||||
assertions, and :term:`Linear Temporal Logic` (LTL) to express properties of
|
||||
assertions, and :term:`Linear Temporal Logic` (:term:`LTL`) to express properties of
|
||||
interest.
|
||||
|
||||
Given a Promela model that checks key properties successfully,
|
||||
|
@@ -30,9 +30,9 @@ such as a specification. This relationship is commonly referred to as a
|
||||
|
||||
Often it is quite difficult to get a useful formal model of real code. Some
|
||||
formal modelling approaches are capable of generating machine-readable
|
||||
:term:`scenarios` that describe possible correct behaviors of the system at the
|
||||
relevant level of abstraction. A refinement for these can be defined by
|
||||
using them to generate test code.
|
||||
:term:`scenarios <scenario>` that describe possible correct behaviors of the
|
||||
system at the relevant level of abstraction. A refinement for these can be
|
||||
defined by using them to generate test code.
|
||||
This is the technique that is used in :ref:`FormalVerifMethodology` to
|
||||
verify parts of RTEMS. Formal models are constructed based on requirements
|
||||
documentation, and are used as a basis for test generation.
|
||||
|
@@ -1,5 +1,6 @@
|
||||
.. SPDX-License-Identifier: CC-BY-SA-4.0
|
||||
|
||||
.. Copyright (C) 2022, 2023 Trinity College Dublin
|
||||
.. Copyright (C) 2017, 2019 embedded brains GmbH & Co. KG
|
||||
.. Copyright (C) 1988, 1998 On-Line Applications Research Corporation (OAR)
|
||||
|
||||
@@ -39,6 +40,10 @@ Glossary
|
||||
This term is an acronym for
|
||||
`Executable and Linkable Format <https://en.wikipedia.org/wiki/Executable_and_Linkable_Format>`_.
|
||||
|
||||
formal model
|
||||
A model of a computing component (hardware or software) that has a
|
||||
mathematically based :term:`semantics`.
|
||||
|
||||
GCC
|
||||
This term is an acronym for `GNU Compiler Collection <https://gcc.gnu.org/>`_.
|
||||
|
||||
@@ -64,15 +69,15 @@ Glossary
|
||||
This term is an acronym for Independent Software Verification and Validation.
|
||||
|
||||
Linear Temporal Logic
|
||||
This is a logic that states properties about
|
||||
(possibly infinite) sequences of states.
|
||||
This is a logic that states properties about (possibly infinite) sequences of
|
||||
states.
|
||||
|
||||
LTL
|
||||
This term is an acronym for Linear Temporal Logic.
|
||||
This term is an acronym for :term:`Linear Temporal Logic`.
|
||||
|
||||
refinement
|
||||
A *refinement* is a relationship between a specification
|
||||
and its implementation as code.
|
||||
A *refinement* is a relationship between a specification and its
|
||||
implementation as code.
|
||||
|
||||
reification
|
||||
Another term used to denote :term:`refinement`.
|
||||
@@ -84,6 +89,17 @@ Glossary
|
||||
RTEMS
|
||||
This term is an acronym for Real-Time Executive for Multiprocessor Systems.
|
||||
|
||||
scenario
|
||||
In the context of formal verification, in a setting that involves many
|
||||
concurrent tasks that interleave in arbitrary ways, a scenario describes a
|
||||
single specific possible interleaving. One interpretation of the behaviour
|
||||
of a concurrent system is the set of all its scenarios.
|
||||
|
||||
semantics
|
||||
This term refers to the meaning of text or utterances in some language. In a
|
||||
software engineering context these will be programming, modelling or
|
||||
specification languages.
|
||||
|
||||
software component
|
||||
This term is defined by ECSS-E-ST-40C 3.2.28 as a "part of a software
|
||||
system". For this project a *software component* shall be any of the
|
||||
|
Reference in New Issue
Block a user