Christian Mauderer 4820ccecc9 busdma: Option to round to cache lines on sync
Some targets support only flushing or invalidating complete cache lines.
In this cases misaligned buffers might lead to unexpected results. This
patch adds a flag that allows drivers to signal to the bus dma driver
that it is OK to round a buffer to the next full cache line. That's for
example necessary if a driver wants to send out 14 byte via a USB DMA.
Only the driver knows whether these 14 bytes are located in an otherwise
unused cache line aligned buffer.
2020-07-29 11:19:14 +02:00
..
2018-04-30 13:42:18 +02:00
2020-02-10 10:44:28 +01:00
2020-04-15 16:32:24 +02:00
2018-09-20 11:23:32 +02:00
2019-05-21 07:40:03 +02:00