riscv-software-src/riscv-isa-sim
1
0
Fork 0
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git synced 2025-10-14 02:07:30 +08:00
Code Issues Packages Projects Releases Wiki Activity

Fix the remaining few warnings that Clang catches

Browse Source
This commit is contained in:
Andrew Waterman
2025-04-16 16:40:05 -07:00
parent ea17df2db5
commit 19a6ba33de
3 changed files with 2 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
customext/cflush.cc
View File

@@ -19,7 +19,7 @@ static reg_t custom_cflush(processor_t* p, insn_t insn, reg_t pc)
class cflush_t : public extension_t
{
public:
const char* name() const { return "cflush"; }
const char* name() const override { return "cflush"; }
cflush_t() {}

4
fesvr/htif.cc
View File

@@ -158,11 +158,9 @@ void htif_t::load_symbols(std::map<std::string, uint64_t>& symbols)
{
class nop_memif_t : public memif_t {
public:
nop_memif_t(htif_t* htif) : memif_t(htif), htif(htif) {}
nop_memif_t(htif_t* htif) : memif_t(htif) {}
void read(addr_t UNUSED addr, size_t UNUSED len, void UNUSED *bytes) override {}
void write(addr_t UNUSED taddr, size_t UNUSED len, const void UNUSED *src) override {}
private:
htif_t* htif;
} nop_memif(this);
reg_t nop_entry;

1
spike_main/spike-log-parser.cc
View File

@@ -38,7 +38,6 @@ int main(int UNUSED argc, char** argv)
std::regex reg("^core\\s+\\d+:\\s+0x[0-9a-f]+\\s+\\(0x([0-9a-f]+)\\)", std::regex_constants::icase);
std::smatch m;
std::ssub_match sm ;
while (getline(cin,s)){
if (regex_search(s, m, reg)){