riscv-software-src/riscv-isa-sim
1
0
Fork 0
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git synced 2025-10-14 02:07:30 +08:00
Code Issues Packages Projects Releases Wiki Activity

Remove MAX_PADDR_BITS

Browse Source 
It isn't used anymore.
This commit is contained in:
Andrew Waterman
2025-07-28 20:10:34 -07:00
parent a89875689e
commit 352597c4cf
1 changed files with 0 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
riscv/mmu.h
View File

@@ -18,7 +18,6 @@
// virtual memory configuration
#define PGSHIFT 12
const reg_t PGSIZE = 1 << PGSHIFT;
#define MAX_PADDR_BITS 64
// observability hooks for load, store and fetch
// intentionally empty not to cause runtime overhead