riscv-software-src/riscv-isa-sim
1
0
Fork 0
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git synced 2025-10-14 02:07:30 +08:00
Code Issues Packages Projects Releases Wiki Activity

disasm: show the acquire and release attribute to amo instructions

Browse Source 
Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
This commit is contained in:
Chih-Min Chao
2025-09-30 20:51:21 -07:00
parent 3b066d68fe
commit 7b060d0d86
1 changed files with 11 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
disasm/disasm.cc
View File

@@ -637,7 +637,17 @@ static void NOINLINE add_fstore_insn(disassembler_t* d, const char* name, uint32
static void NOINLINE add_xamo_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)
{
d->add_insn(new disasm_insn_t(name, match, mask, {&xrd, &xrs2, &base_only_address}));
const char *suffix[] = {"", ".rl", ".aq", ".aqrl"};
char new_name[128];
uint32_t new_mask = mask | (0x3 << 25);
uint32_t new_match;
for (uint32_t idx = 0; idx < sizeof(suffix) / sizeof(suffix[0]); ++idx) {
snprintf(new_name, sizeof(new_name), "%s%s", name, suffix[idx]);
new_match = match | (idx << 25);
d->add_insn(new disasm_insn_t(new_name, new_match, new_mask, {&xrd, &xrs2, &base_only_address}));
}
}
static void NOINLINE add_xlr_insn(disassembler_t* d, const char* name, uint32_t match, uint32_t mask)