riscv-software-src/riscv-isa-sim
1
0
Fork 0
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git synced 2025-10-14 02:07:30 +08:00
Code Issues Packages Projects Releases Wiki Activity

increase DTMCS.abits to be compliant debug specification

Browse Source 
ROI from "The RISC-V Debug Specification" (1.0)

```
3.1. Debug Module Interface (DMI)
...
The DMI uses between 7 and 32 address bits. ...
```

NOTE: RISC-V External Debug Specification 0.13.2 has the same sentence.
This commit is contained in:
Parshintsev Anatoly
2025-03-06 12:30:04 +03:00
parent 643e6c6cb0
commit aa074f2ab0
1 changed files with 3 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
riscv/jtag_dtm.h
View File

@@ -51,7 +51,9 @@ class jtag_dtm_t
// abits must come before dtmcontrol so it can easily be used in the
// constructor.
const unsigned abits = 6;
// From RISC-V Debug Spec (both 0.13.2 and 1.0):
// The DMI uses between 7 and 32 address bits.
const unsigned abits = 7;
uint32_t dtmcontrol;
uint64_t dmi;
unsigned bypass;