riscv-software-src/riscv-isa-sim
1
0
Fork 0
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git synced 2025-10-18 08:44:23 +08:00
Code Issues Packages Projects Releases Wiki Activity
3,831 Commits 50 Branches 3 Tags
master
Commit Graph

8 Commits

Author SHA1 Message Date
Aliaksei Chapyzhenka
2ce87219a6 Add Zvfbfa, Zvfofp8min, Zvfofp4min support 2025-10-16 15:27:43 +02:00
Chih-Min Chao
1b81e407db softfloat: extend bf16 APIs 
also add  fxx_neg helper functions

Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
 2025-02-10 01:04:17 -08:00
Weiwei Li
afe3987685 Add convertion function between binary float16 and float32 in softfloat 2023-05-29 09:01:21 +08:00
Andrew Waterman
bd85811c35 Update SoftFloat 2017-09-24 20:25:34 -07:00
Andrew Waterman
a95b44df9d Upgrade to latest SoftFloat 2016-03-01 16:24:44 -08:00
Andrew Waterman
77452a26e7 temporary undoing of renaming 2011-06-19 20:47:29 -07:00
Andrew Waterman
740f981cfd [sim] renamed to riscv-isa-run 2011-06-12 20:27:10 -07:00
Andrew Waterman
50ec828baf [sim] integrated SoftFloat-3 with ISA sim; removed SoftFloat-2b 2010-08-18 14:34:42 -07:00