riscv-software-src/riscv-isa-sim
1
0
Fork 0
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git synced 2025-10-14 02:07:30 +08:00
Code Issues Packages Projects Releases Wiki Activity
Files
master
riscv-isa-sim/spike_main
History
Alexander Romanov b346571e35 feat: move cache block size initialization to constructor 
Previously cache block size had to be initialized via special
set_chache_blocksz setter function and was uninitialized if you didn't
call it. In this commit I move initialization of the block size to the
mmu_t's constructor. The configuration of this member goes through cfg_t
struct.
2025-05-16 09:28:47 +03:00
..
spike_main.ac
Support setting ISA/subsets with --isa flag
2015-04-03 21:53:22 -07:00
spike_main.mk.in
build: Force inclusion of all symbols from extension.o in spike-main
2023-07-11 18:53:54 -07:00
spike-log-parser.cc
Fix the remaining few warnings that Clang catches
2025-04-16 16:40:05 -07:00
spike.cc
feat: move cache block size initialization to constructor
2025-05-16 09:28:47 +03:00
termios-xspike.cc
Support building from within root directory
2014-12-20 13:37:14 -08:00
xspike.cc
Fix or work around other unused-parameter warnings in ancillary programs
2022-10-04 15:40:01 -07:00