riscv/riscv-opcodes
1
0
Fork 0
mirror of https://github.com/riscv/riscv-opcodes.git synced 2025-10-15 04:28:52 +08:00
Code Issues Packages Projects Releases Wiki Activity

Remove commented out import lines

Browse Source 
Signed-off-by: Jay Dev Jha <jaydev.neuroscitech@gmail.com>
This commit is contained in:
Jay Dev Jha
2024-10-30 15:22:09 +05:30
committed by Tim Hutt
parent 938e6d5b03
commit 14d6674bed
3 changed files with 0 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
sverilog_utils.py
View File

@@ -1,7 +1,6 @@
import logging
import pprint
# from shared_utils import overlaps, overlap_allowed, extension_overlap_allowed, instruction_overlap_allowed, process_enc_line, same_base_isa, add_segmented_vls_insn, expand_nf_field
from shared_utils import *
pp = pprint.PrettyPrinter(indent=2)