riscv/riscv-opcodes
1
0
Fork 0
mirror of https://github.com/riscv/riscv-opcodes.git synced 2025-10-14 02:58:32 +08:00
Code Issues Packages Projects Releases Wiki Activity

Remove unused imports

Browse Source 
Remove unused Python import statements.
This commit is contained in:
Tim Hutt
2024-10-29 21:11:51 +00:00
committed by Tim Hutt
parent aa5687996a
commit 938e6d5b03
5 changed files with 0 additions and 35 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
c_utils.py
View File

@@ -1,12 +1,6 @@
import collections
import glob
import logging
import os
import pprint
import re
import sys
import yaml
# from shared_utils import overlaps, overlap_allowed, extension_overlap_allowed, instruction_overlap_allowed, process_enc_line, same_base_isa, add_segmented_vls_insn, expand_nf_field
from shared_utils import *

8
chisel_utils.py
View File

@@ -1,13 +1,5 @@
import collections
import copy
import glob
import logging
import os
import pprint
import re
import sys
import yaml
from constants import *

6
go_utils.py
View File

@@ -1,13 +1,7 @@
import collections
import glob
import logging
import os
import pprint
import re
import sys
import yaml
# from shared_utils import overlaps, overlap_allowed, extension_overlap_allowed, instruction_overlap_allowed, process_enc_line, same_base_isa, add_segmented_vls_insn, expand_nf_field
from shared_utils import *

8
rust_utils.py
View File

@@ -1,13 +1,5 @@
import collections
import copy
import glob
import logging
import os
import pprint
import re
import sys
import yaml
from constants import *

7
sverilog_utils.py
View File

@@ -1,12 +1,5 @@
import collections
import glob
import logging
import os
import pprint
import re
import sys
import yaml
# from shared_utils import overlaps, overlap_allowed, extension_overlap_allowed, instruction_overlap_allowed, process_enc_line, same_base_isa, add_segmented_vls_insn, expand_nf_field
from shared_utils import *