riscv/riscv-opcodes
1
0
Fork 0
mirror of https://github.com/riscv/riscv-opcodes.git synced 2025-10-14 02:58:32 +08:00
Code Issues Packages Projects Releases Wiki Activity

Update the debug CSR definitions for the proposed 0.13 debug spec

Browse Source
This commit is contained in:
Palmer Dabbelt
2017-03-07 16:36:54 -08:00
parent 3c1a9110b7
commit 388bb93d4e
1 changed files with 0 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
encoding.h
View File

@@ -35,8 +35,6 @@
#define SSTATUS64_SD 0x8000000000000000
#define DCSR_XDEBUGVER (3U<<30)
#define DCSR_NDRESET (1<<29)
#define DCSR_FULLRESET (1<<28)
#define DCSR_EBREAKM (1<<15)
#define DCSR_EBREAKH (1<<14)
#define DCSR_EBREAKS (1<<13)
@@ -44,7 +42,6 @@
#define DCSR_STOPCYCLE (1<<10)
#define DCSR_STOPTIME (1<<9)
#define DCSR_CAUSE (7<<6)
#define DCSR_DEBUGINT (1<<5)
#define DCSR_HALT (1<<3)
#define DCSR_STEP (1<<2)
#define DCSR_PRV (3<<0)