riscv/riscv-opcodes
1
0
Fork 0
mirror of https://github.com/riscv/riscv-opcodes.git synced 2025-10-14 02:58:32 +08:00
Code Issues Packages Projects Releases Wiki Activity

Fix lint errors

Browse Source
This commit is contained in:
Andrew Waterman
2025-07-17 13:37:36 -07:00
parent f153a04d58
commit ddc8b3813f
4 changed files with 8 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
constants.py
View File

@@ -144,14 +144,14 @@ latex_mapping = {
"c_uimm9sphi": "uimm[5]",
"c_uimm10sp_s": "uimm[5:4$\\vert$9:6]",
"c_uimm9sp_s": "uimm[5:3$\\vert$8:6]",
"rd_p_e": "rd\\,$'$, even values only",
"rs2_p_e": "rs2\\,$'$, even values only",
"rd_n0_e": "rd$\\neq$0, even values only",
"c_rs2_e": "rs2, even values only",
"rd_e": "rd, even values only",
"rs2_e": "rs2, even values only",
}
latex_mapping['rd_p_e'] = "rd\\,$'$, even values only"
latex_mapping['rs2_p_e'] = "rs2\\,$'$, even values only"
latex_mapping['rd_n0_e'] = 'rd$\\neq$0, even values only'
latex_mapping['c_rs2_e'] = 'rs2, even values only'
latex_mapping['rd_e'] = 'rd, even values only'
latex_mapping['rs2_e'] = 'rs2, even values only'
# created a dummy instruction-dictionary like dictionary for all the instruction
# types so that the same logic can be used to create their tables

1
unratified/rv32_zclsd
View File

@@ -7,4 +7,3 @@ $pseudo_op rv32_c_f::c.fsw c.sd rs1_p rs2_p_e c_uimm8hi c_uimm8lo 2..0=0 15..
#quadrant 2
$pseudo_op rv32_c_f::c.flwsp c.ldsp rd_n0_e c_uimm9sphi c_uimm9splo 1..0=2 15..13=3 7=0
$pseudo_op rv32_c_f::c.fswsp c.sdsp c_rs2_e c_uimm9sp_s 2..0=2 15..13=7