riscv-software-src/riscv-isa-sim
1
0
Fork 0
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git synced 2025-10-14 02:07:30 +08:00
Code Issues Packages Projects Releases Wiki Activity

Remove extra semicolons (-Wpedantic)

Browse Source
This commit is contained in:
Andrew Waterman
2025-04-16 15:18:20 -07:00
parent 2c26357d0c
commit ab024c11d8
4 changed files with 9 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
riscv/csrs.cc
View File

@@ -1231,7 +1231,7 @@ hideleg_csr_t::hideleg_csr_t(processor_t* const proc, const reg_t addr, csr_t_p
reg_t hideleg_csr_t::read() const noexcept {
return masked_csr_t::read() & mideleg->read();
};
}
hgatp_csr_t::hgatp_csr_t(processor_t* const proc, const reg_t addr):
basic_csr_t(proc, addr, 0) {

2
riscv/triggers.cc
View File

@@ -675,4 +675,4 @@ reg_t module_t::tinfo_read(unsigned UNUSED index) const noexcept
(CSR_TINFO_VERSION_1 << CSR_TINFO_VERSION_OFFSET);
}
};
}

2
riscv/triggers.h
View File

@@ -301,6 +301,6 @@ private:
std::vector<trigger_t *> triggers;
};
};
}
#endif

12
softfloat/fall_maxmin.c
View File

@@ -72,13 +72,13 @@ float ## bits ## _t f ## bits ## _min( float ## bits ## _t a, float ## bits ## _
} \
}
COMPARE_MAX(a, b, 16);
COMPARE_MAX(a, b, 32);
COMPARE_MAX(a, b, 64);
COMPARE_MAX(a, b, 16)
COMPARE_MAX(a, b, 32)
COMPARE_MAX(a, b, 64)
COMPARE_MIN(a, b, 16);
COMPARE_MIN(a, b, 32);
COMPARE_MIN(a, b, 64);
COMPARE_MIN(a, b, 16)
COMPARE_MIN(a, b, 32)
COMPARE_MIN(a, b, 64)
bfloat16_t bf16_max( bfloat16_t a, bfloat16_t b )
{