Kinsey Moore e256668d6e nexus: Add ZynqMP SLCR driver
Add a System Level Control Register driver for the Xilinx Zynq
Ultrascale+ MPSoC with basic clock control functionality for use with
the Cadence GEM. This also removes the Zynq-7000 clock control weakref
from compilation depending on the BSP in use.
2021-03-10 08:57:59 -06:00
..
2018-04-30 13:42:18 +02:00
2020-04-17 13:18:06 +02:00
2021-03-10 08:57:59 -06:00
2020-04-14 16:39:20 +02:00
2018-09-20 11:23:32 +02:00
2021-03-10 08:57:59 -06:00