Kinsey Moore e256668d6e nexus: Add ZynqMP SLCR driver
Add a System Level Control Register driver for the Xilinx Zynq
Ultrascale+ MPSoC with basic clock control functionality for use with
the Cadence GEM. This also removes the Zynq-7000 clock control weakref
from compilation depending on the BSP in use.
2021-03-10 08:57:59 -06:00
..
2021-03-10 08:57:59 -06:00
2013-11-11 10:08:08 +01:00
2018-09-21 10:29:38 +02:00
2017-03-08 09:04:18 +01:00
2018-03-28 07:59:12 +02:00
2017-01-10 09:53:31 +01:00
2021-03-10 08:57:59 -06:00
2020-09-07 10:12:44 +02:00
2019-07-09 13:56:23 +02:00
2018-11-15 10:56:14 +01:00
2017-01-10 09:53:34 +01:00
2013-10-31 13:18:49 +01:00
2018-09-21 10:29:38 +02:00