Kinsey Moore cf8fa08015 rtemsbsd/arasan_sdhci: Remove redundant clock cap
The BSD SD subsystem enforces a 50MHz clock cap for devices which don't
report their own maximum clock speed. This setting is unnecessary for
the Zynq 7000 version of this IP and restricts the Zynq Ultrascale+
MPSoC version of this IP without need since it reports its maximum speed
as 200MHz.
2022-10-21 15:10:43 -05:00
..
2018-04-30 13:42:18 +02:00
2020-04-17 13:18:06 +02:00
2022-03-07 17:04:05 -06:00
2018-09-20 11:23:32 +02:00
2022-06-01 10:34:36 +02:00
2022-06-01 10:34:36 +02:00
2022-06-01 10:34:36 +02:00
2022-05-11 15:21:34 +02:00